SPECIFICATIONS Models 1878/1879 96 CHANNEL PIPELINE TDC

Inputs:

(9k

:tor

'ed

on

SIE

to a

rd

d.

n

!S

b

Phase Latch Accuracy: Least Count (Phase Latch): Model 1878

Model 1879

(Time Bin Size): Model 1878 Model 1879 TDC Range: Model 1878 Model 1879 Long Term Stability: Full Scale: Double Pulse Resolution:

Common Stop Trigger:

Sync Input:

Channel-to-Channel Matching:

Gain: Pedestal:

Differential Non-Linearity: Integral Non-Linearity: Pedestal Stability:

Fast Clear Response Time: AS-AK Handshake Time: DS-DK Handshake Time:

Digital Clear: Conversion Time:

GENERAL

Power Requirements:

Packaging:

FASTBUS CONTROL

Implemented Addressing Modes: Implemented Broadcast Functions:

Single width FASTBUS module in conformance with FASTBUS Specification dated December, 1983.

7.2 A at +5 V (Model 1879, 8.5 A)

2.0 A at -2 V (Model 1879, 3.3 A)

Geographical, Secondary, Broadcast Significance Code General Broadcast Select $(01)_{h}$

 $(09)_h$ Sparse Data Scan (SDS)

 $(09)_{h}$ Pattern Select

 $(0D)_{h}$ All Device Scan

(AD)_h TDC SDS

(BD)_h AFC SDS

96 ECL differential line receivers. Input impedance 110 Ω \pm 10%. Minimum pulse width 10 nsec fwhm (must be >1 time bin width). Input swing ≥400 mV, differential. ±200 psec or ±10% of time bin size, whichever is greater

2, 4, 8 or 16 nsec, CSR selected in stand alone mode. 2 to 31.5 nsec with Model 1810 (half

1, 2, 4 or 8 nsec, CSR selected in stand alone mode. 1 to 15.5 nsec with Model 1810 (half time bin size).

4, 8, 16 or 32 nsec, CSR selected in stand alone mode. 4 to 63 nsec with Model 1810. 2, 4, 8 or 16 nsec, CSR selected in stand alone mode. 2 to 31 nsec with Model 1810.

9 bits, 8 + Phase Latch 10 bits, 9 + Phase Latch ± 0.02%

1, 2, 4 or 8 μ sec, \pm 0.01%, CSR selected in stand alone mode. 1 to 16 μ sec with 1810. 3-15 bins programmable, Compacting Mode. 3 bins, "All True Data" Mode.

From the Model 1810 CAT Module via TR line or from front panel differential ECL input. CSR selected.

Differential ECL two pin input. Terminated in 100 Ω Minimum width 10 nsec. Quenches the Acquisition Oscillator for the duration of the input width. Acquisition Oscillator is active and stable after a time equal to 4 times the Sync pulse width. Synchronism is achieved with respect to the trailing edge of the Sync pulse. Sync accuracy: 0.1 time bins at start up. See Long Term Stability spec above. Recommended width: (8 ± 1/2)/f. Here f is the Acquisition Oscillator frequency, i.e., input to the divide down circuit.

< ± 0.01% card-to-card

< ± 4 nsec channel-to-channel

<1 nsec, typical

 $<\pm$ 0.5 nsec or \pm 0.25 LSB, whichever is greater

<100 psec/°C, 1 nsec long term

<10 nsec. Must be performed during MPI. 50 nsec minimum width

30 nsec, typical 80 nsec, typical

5 mA at 15 V

4.2 A at -5.2 V

50 mA at - 15 V

412 usec + approximately 50 nsec per hit

Comments The TDC modules are selected and respond to subsequent data cycles.

TDC modules containing time data assert their "T pin" on the following read data cycle. TDC's seeing their T pin asserted on the following write data cycle become selected to respond to subsequent data cycles.

All TDC modules assert their T pin on the following read data cycle.

Unique sparse data scan for only 1878 and 1879 modules. Follows standard SDS (see above)

All TDC modules with AFC's requiring service assert their T pins.

Slave Status Responses to Data Cycles: SS Significance

0 Valid action. 1 Busy. The module is in the encoding mode and will not respond to data space read or write transactions. 3

Valid data space read with second event pending encoding.

2

6 Error. Non-implemented secondary address or invalid mode. Error. Invalid secondary address loaded into internal address register.

^{*}An h subscript denotes a hexadecimal number, i.e., base 16.

CONTROL FUNCTIONS IMPLEMENTED

(CSR Space)

Module Identification Code:

Compacting Parameters (Z):

Read Only (1032)_h for 1878, (1033)_h for 1879.

A 4-bit programmable number of leading zeros which must precede a 0 to 1 transition to be recognized as a hit. To account for edge effects, all history before the first time bin is

assumed equal (0 or 1) to the first bin. To allow a diagnosis of "stuck" channels, first bin reporting may be enabled via "Enable Bin 1" of CSR0. All True Data mode (Z = 0) reports

every true bin.

Readout Depth, active time interval

(ATI):

A 5-bit programmable time range for valid data. For 1878, the number of valid time bins is 8(ATI + 1). For 1879, 16(ATI + 1). The valid bins are those corresponding to the earliest

times.

Calibration Enable (Te and To):

Two bits enable the TDC to receive the test input via a TR line and apply it to the even

and odd TDC channels, respectively.

Selects the source of the Common Stop, either front panel or a TR line. Common Stop Source:

Selects either the internal crystal frequency reference or a rear panel low frequency

reference, via a TR line (normally supplied from the CAT).

A 2-bit parameter used to divide down the on board shift register oscillator. The divide down Gain Control:

factor is 1, 2, 4 or 8.

Reread:

FREF Source:

Resets the memory pointers for event reread.

Stop Inhibit: Used for disabling the TDC.

Encoding Inhibit: Used to allow for two event buffering (one in SOS shift registers, one in data memory. If a second event is buffered, SS = 3 responses replace SS = 0 on valid data space reads.

Fourteen locations allocated to Auxiliary Functions Card.

AFC:

AUXILIARY CONNECTOR

(Auxiliary Functions Card Socket)

| TO T2 T4 T6 T8 T100 T12 T14 T16 T16 T120 T124 T16 T16 T17 T16 T17 | B1 B2 B3 B6 B7 B10 B11 B16 B17 B16 B17 | A1 A2 A3 A4 A5 A6 A7 A7 A8 A9 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A24 A25 A25 A27 A28 A29 A31 A32 A33 A34 A35 A36 A37 A38 A39 A30 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 A30 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 A30 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 A39 A30 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 A30 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 A39 A30 A31 A31 A31 A32 A33 A34 A35 A36 A37 A38 A39 | TT TT3 TT5 TT7 TT9 TT1 TT15 TT7 TT9 TT15 TT7 TT9 TT22 TT22 TT23 TT25 TT27 TT29 TT23 TT25 TT27 TT29 TT29 TT29 TT29 TT29 TT29 TT29 |
|---|--|--|--|

Hit Pulses:

96 signals called T0 to TR95. Pulse equal in duration to the front panel input pulse duration. TTL, active low signals.

Trigger Strobe:

A signal received by the TDC via the FASTBUS segment from the 1810 CAT module. Normally used by the AFC to define the fiducial

time interval.

DB0-DB13:

A 14-bit bidirectional bus. TTL, active low.

BRD:

Defines direction of data bus DB0-DB13. When high AFC is in read

mode (i.e., being read from the Segment).

Address Lines:

A0-A3; UCSRSTRB: Addresses A0-A3 in conjunction with the decode AFC address strobe (UCSRSTRB) allows user implementation of FASTBUS CSR locations C0000002h to C000000Fh. Fourteen locations are available for use on the AFC. A0-A3 are

latched on TDC card.

Valid Address:

TTL Active low signal to be driven by AFC circuits if an implemented address being accessed on the AFC. Used to generate the proper SS = 0 response to FASTBUS; otherwise, SS = 6 is

generated if Valid Address is not driven low.

Power Supply:

All FASTBUS voltages.

PCT:

TTL active low signal asserts module t pin (Service Request) in

response to a (BD)h broadcast.

FC:

A-210

TTL active low signal equal in duration to the Fast Clear input

applied via the front panel or 1810 CAT module.

VIEWED FROM FRONT OF CRATE (REVERSE FOR REAR VIEW)